

[illegible]

```
LL      AAAAAA  DDDDDDDD  MM      MM  DDDDDDDD  TTTTTTTTTT
LL      AAAAAA  DDDDDDDD  MM      MM  DDDDDDDD  TTTTTTTTTT
LL      AA      AA  DD      DD  MMMM  MMMM  DD      DD  TT
LL      AA      AA  DD      DD  MMMM  MMMM  DD      DD  TT
LL      AA      AA  DD      DD  MM  MM  MM      DD      DD  TT
LL      AA      AA  DD      DD  MM  MM  MM      DD      DD  TT
LL      AA      AA  DD      DD  MM  MM  MM      DD      DD  TT
LL      AA      AA  DD      DD  MM  MM  MM      DD      DD  TT
LL      AAAAAAAA  DD      DD  MM  MM  MM      DD      DD  TT
LL      AAAAAAAA  DD      DD  MM  MM  MM      DD      DD  TT
LL      AA      AA  DD      DD  MM  MM  MM      DD      DD  TT
LL      AA      AA  DD      DD  MM  MM  MM      DD      DD  TT
LLLLLLLLLL  AA      AA  DDDDDDDD  MM      MM  DDDDDDDD  TT
LLLLLLLLLL  AA      AA  DDDDDDDD  MM      MM  DDDDDDDD  TT
```

....  
....  
....

```
LL      IIIIII  SSSSSSSS
LL      IIIIII  SSSSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SSSSSS
LL      II      SSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LLLLLLLLLL  IIIIII  SSSSSSSS
LLLLLLLLLL  IIIIII  SSSSSSSS
```

```
0000 1 .TITLE LADMDT - LPA-11 DEDICATED MODE DISPATCH TABLE
0000 2 .IDENT 'V04-000'
0000 3
0000 4
0000 5 *****
0000 6
0000 7 * COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 8 * DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 9 * ALL RIGHTS RESERVED.
0000 10
0000 11 * THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 12 * ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 13 * INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 14 * COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 15 * OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 16 * TRANSFERRED.
0000 17
0000 18 * THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 19 * AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 20 * CORPORATION.
0000 21
0000 22 * DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000 23 * SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000 24
0000 25 *****
0000 26
0000 27
0000 28
0000 29 CHARLES A. SAMUELSON
0000 30 FEBRUARY 4, 1977
0000 31
0000 32 MODIFIED BY:
0000 33 V02-004 SRB0003 Steve Beckhardt 3-Sep-1980
0000 34 Changed value of SEX parameter from ^0120 to ^020.
0000 35
0000 36 +
0000 37 DMDT -- DEDICATED MODE DISPATCH TABLE
0000 38 TABLE FOR LPA11 MICRO PROCESSOR DEDICATED MODE SAMPLING
0000 39 -
0000 40
00000000 41 .PSECT _LPA$CODE,NOWRT,WORD
0000 42
0000 43 ; DEFINED VALUES
0000 44
00000012 0000 45 DMDSIZ=18. ;LENGTH OF DMDT BUFFER IN BYTES
00000040 0000 46 SDT=^0100 ;SLAVE DISPATCH TABLE START ADDRESS
00000000 0000 47 CAINC=0 ;CHANNEL ADDRESS INCREMENT VALUE
00000000 0000 48 AD1SRL=0 ;ADC #1 STATUS REGISTER ADDRESS LOW BYTE
00000010 0000 49 SEX=^020 ;SELECT EXTERNAL CLOCK START
00000010 0000 50 RONPR=^035 ;REQUEST OUTPUT NPR IN MICRO-PROCESSOR
00000000 0000 51 CLR=0 ;CLEAR AD STATUS REGISTER
00000090 0000 52 RONPRL=^0235 ;REQUEST OUTPUT NPR LOW BYTE IN MICRO-PROCESSOR
00000002 0000 53 AD1DRL=2 ;ADC #1 DATA REGISTER ADDRESS LOW BYTE
00000000 0000 54 RINPR=^015 ;REQUEST INPUT NPR
00000020 0000 55 SCS=^040 ;SELECT CLOCK OVERFLOW START FOR ADC'S
00000020 0000 56 AD2SRL=^040 ;ADC #2 STATUS REGISTER ADDRESS LOW BYTE
00000022 0000 57 AD2DRL=^042 ;ADC #2 DATA REGISTER ADDRESS LOW BYTE
```



00000001	0000	58	AD1SRH=1	:ADC #1 STATUS REGISTER HIGH BYTE ADDRESS
00000021	0000	59	AD2SRH=^041	:ADC #2 STATUS REGISTER HIGH BYTE ADDRESS
00000010	0000	60	SEN=^020	:SELECT EXTERNAL START, NO INTERRUPT ENABLE
	0000	61	:	
	0000	62	:	
	0000	63	LPASSDMDT::	
40 9D 00 0D 02 1D 10 00 72	0000	64	D.OES::	:ONE ADC, EXTERNAL TRIGGER, SINGLE CHANNEL
00000013	0009	65	.BYTE	DMDSIZ+<3*^040>,AD1SRL,SEX,RONPR,AD1DRL,RINPR,CLR,RONPRL,SDT
	0013	66	.=D.OES+^023	
40 9D 00 0D 02 1D 10 00 00 72	0013	67	D.OEQ::	:ONE ADC, EXTERNAL TRIGGER, SEQUENTIAL CHANNEL
00	001D	68	.BYTE	DMDSIZ+<3*^040>,CAINC,AD1SRL,SEX,RONPR,AD1DRL,RINPR,CLR,RONPRL,SDT
00000026	001E	69	.BYTE	CAINC
	0026	70	.=D.OEQ+^023	
40 9D 00 0D 02 1D 20 00 72	0026	71	D.OCS::	:ONE ADC, CLOCK TRIGGER, SINGLE CHANNEL
00000039	002F	72	.BYTE	DMDSIZ+<3*^040>,AD1SRL,SCS,RONPR,AD1DRL,RINPR,CLR,RONPRL,SDT
	0039	73	.=D.OCS+^023	
40 9D 00 0D 02 1D 20 00 00 72	0039	74	D.OCQ::	:ONE ADC, CLOCK TRIGGER, SEQUENTIAL CHANNEL
00	0043	75	.BYTE	DMDSIZ+<3*^040>,CAINC,AD1SRL,SCS,RONPR,AD1DRL,RINPR,CLR,RONPRL,SDT
0000004C	0044	76	.BYTE	CAINC
	004C	77	.=D.OCQ+^023	
48 9D 00 0D 02 1D 10 00 72	004C	78	D.TES::	:TWO ADC, EXTERNAL TRIGGER, SINGLE CHANNEL
40 9D 00 0D 22 1D 10 20	0055	79	.BYTE	DMDSIZ+<3*^040>,AD1SRL,SEX,RONPR,AD1DRL,RINPR,CLR,RONPRL,SDT+^010
0000005F	005D	80	.BYTE	AD2SRL,SEX,RONPR,AD2DRL,RINPR,CLR,RONPRL,SDT
	005F	81	.=D.TES+^023	
9D 00 0D 02 1D 10 00 00 72	005F	82	D.TEQ::	:TWO ADC, EXTERNAL TRIGGER, SEQUENTIAL CHANNEL
40 9D 00 0D 22 1D 10 20 00 49	0068	83	.BYTE	DMDSIZ+<3*^040>,CAINC,AD1SRL,SEX,RONPR,AD1DRL,RINPR,CLR,RONPRL
00000072	0072	84	.BYTE	SDT+^011,CAINC,AD2SRL,SEX,RONPR,AD2DRL,RINPR,CLR,RONPRL,SDT
	0072	85	.=D.TEQ+^023	
9D 00 0D 02 1D 20 00 82	0072	86	D.TCS::	:TWO ADC, CLOCK TRIGGER, SINGLE CHANNEL
40 9D 00 0D 22 1D 20 20 48	007A	87	.BYTE	DMDSIZ+<5*^040>,AD1SRL,SCS,RONPR,AD1DRL,RINPR,CLR,RONPRL
00000085	0083	88	.BYTE	SDT+^010,AD2SRL,SCS,RONPR,AD2DRL,RINPR,CLR,RONPRL,SDT
	0085	89	.=D.TCS+^023	
9D 00 0D 02 1D 20 00 00 82	0085	90	D.TCQ::	:TWO ADC, CLOCK TRIGGER, SEQUENTIAL CHANNEL
40 9D 00 0D 22 1D 20 20 00 49	008E	91	.BYTE	DMDSIZ+<5*^040>,CAINC,AD1SRL,SCS,RONPR,AD1DRL,RINPR,CLR,RONPRL
00000098	0098	92	.BYTE	SDT+^011,CAINC,AD2SRL,SCS,RONPR,AD2DRL,RINPR,CLR,RONPRL,SDT
	0098	93	.=D.TCQ+^023	
	0098	94	:	
	0098	95	: PARALLEL MODE TABLE	
	0098	96	:	
0D 02 1D 10 20 1D 00 10 12	0098	97	D.TESP::	:TWO ADC, EXTERNAL TRIGGER, SINGLE, PARALLEL
46 9D 21 9D 01 0D 22	00A1	98	.BYTE	DMDSIZ+<0*^040>,SEX,AD1SRL,RONPR,AD2SRL,SEN,RONPR,AD1DRL,RINPR
000000AB	00A8	99	.BYTE	AD2DRL,RINPR,AD1SRH,RONPRL,AD2SRH,RONPRL,SDT+6
	00AB	100	.=D.TESP+^023	
02 00 1D 10 20 1D 00 10 12	00AB	101	D.TEQP::	:TWO ADC, EXTERNAL TRIGGER, SEQUENTIAL, PARALLEL
46 9D 21 9D 01 0D 22 0D	00B4	102	.BYTE	DMDSIZ+<0*^040>,SEX,AD1SRL,RONPR,AD2SRL,SEN,RONPR,CAINC,AD1DRL
000000BE	00BC	103	.BYTE	RINPR,AD2DRL,RINPR,AD1SRH,RONPRL,AD2SRH,RONPRL,SDT+6
	00BE	104	.=D.TEQP+^023	
0D 02 1D 20 20 1D 00 20 92	00BE	105	D.TCSP::	:TWO ADC, CLOCK TRIGGER, SINGLE, PARALLEL
46 9D 21 9D 01 0D 22	00C7	106	.BYTE	DMDSIZ+<4*^040>,SCS,AD1SRL,RONPR,AD2SRL,SCS,RONPR,AD1DRL,RINPR
000000D1	00CE	107	.BYTE	AD2DRL,RINPR,AD1SRH,RONPRL,AD2SRH,RONPRL,SDT+6
	00D1	108	.=D.TCSP+^023	
02 00 1D 20 20 1D 00 20 92	00D1	109	D.TCQP::	:TWO ADC, CLOCK TRIGGER, SEQUENTIAL, PARALLEL
46 9D 21 9D 01 0D 22 0D	00DA	110	.BYTE	DMDSIZ+<4*^040>,SCS,AD1SRL,RONPR,AD2SRL,SCS,RONPR,CAINC,AD1DRL
	00E2	111	.BYTE	RINPR,AD2DRL,RINPR,AD1SRH,RONPRL,AD2SRH,RONPRL,SDT+6
00000100	00E2	112	:	
	0100	113	.BLKB	30
		114	:	: PAD OUT TO 256 BYTES

LADMDT  
V04-000

- LPA-11 DEDICATED MODE DISPATCH TABLE

D 10

16-SEP-1984 01:56:26 VAX/VMS Macro V04-00  
5-SEP-1984 01:53:27 [MCLDR.SRC]LADMDT.MAR;1

Page 3  
(1)

0100 115 .END

LAL  
Pse

PSE

LPA  
\$AB  
\$RM  
LPA

Pha  
---  
Ini  
Com  
Pas  
Sym  
Pas  
Sym  
Pse  
Cro  
Ass

The  
245  
The  
292  
27

Mac  
---  
\_S2  
593  
The  
MAC



LADMDT  
Symbol table

E 10  
- LPA-11 DEDICATED MODE DISPATCH TABLE

16-SEP-1984 01:56:26 VAX/VMS Macro V04-00  
5-SEP-1984 01:53:27 [MCLDR.SRC]LADMDT.MAR;1

Page 4  
(1)

AD1DRL = 00000002  
AD1SRH = 00000001  
AD1SRL = 00000000  
AD2DRL = 00000022  
AD2SRH = 00000021  
AD2SRL = 00000020  
CAINC = 00000000  
CLR = 00000000  
D.OCQ 00000039 RG 01  
D.OCS 00000026 RG 01  
D.OEQ 00000013 RG 01  
D.OES 00000000 RG 01  
D.TCQ 00000085 RG 01  
D.TCQP 000000D1 RG 01  
D.TCS 00000072 RG 01  
D.TCSP 000000BE RG 01  
D.TEQ 0000005F RG 01  
D.TEQP 000000AB RG 01  
D.TES 0000004C RG 01  
D.TESP 00000098 RG 01  
DMDSIZ = 00000012  
LPASSDMDT 00000000 RG 01  
RINPR = 00000000  
RONPR = 00000010  
RONPRL = 00000090  
SCS = 00000020  
SDT = 00000040  
SEN = 00000010  
SEX = 00000010

+-----+  
! Psect synopsis !  
+-----+

PSECT name	Allocation	PSECT No.	Attributes
ABS	00000000 ( 0.)	00 ( 0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
_LPASCODE	00000100 ( 256.)	01 ( 1.)	NOPIC USR CON REL LCL NOSHR EXE RD NOWRT NOVEC WORD

+-----+  
! Performance indicators !  
+-----+

Phase	Page faults	CPU Time	Elapsed Time
Initialization	29	00:00:00.07	00:00:00.26
Command processing	100	00:00:00.43	00:00:01.44
Pass 1	67	00:00:00.60	00:00:01.25
Symbol table sort	0	00:00:00.01	00:00:00.01
Pass 2	38	00:00:00.28	00:00:01.45
Symbol table output	4	00:00:00.04	00:00:00.04
Psect synopsis output	1	00:00:00.02	00:00:00.02
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	242	00:00:01.46	00:00:04.48

The working set limit was 900 pages.  
2394 bytes (5 pages) of virtual memory were used to buffer the intermediate code.

There were 10 pages of symbol table space allocated to hold 29 non-local and 0 local symbols.  
115 source lines were read in Pass 1, producing 11 object records in Pass 2.  
0 pages of virtual memory were used to define 0 macros.

-----  
! Macro library statistics !  
-----

Macro library name

Macros defined

-----  
\_S255SDUA28:[SYSLIB]STARLET.MLB;2

-----  
0

0 GETS were required to define 0 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS\$:LADMDT/OBJ=OBJ\$:LADMDT MSRC\$:LADMDT/UPDATE=(ENH\$:LADMDT)



0233 AH-BT13A-SE  
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION  
CONFIDENTIAL AND PROPRIETARY

MELDR

MDL32

LALOAD  
MAP

MDL32  
MAP

XFLOADER  
MAP

LALOAD  
LIS

XFLOADER  
LIS

LADAMCODE  
LIS

LALOAD  
LIS

LAMRMCODE  
LIS

LADAMCODE  
LIS

MARBLI

MARBLI  
MAP

LALOAD  
MAP

MARBLI  
LIS

LADAM  
LIS